Back to search
BachelorRecommended

Bachelor of Electronics and Communication Engineering VLSI Design and Verification

Manav Rachna University

  • Faridabad, India
  • 4 years
  • English
  • On campus
  • Bachelor

Report this program

What’s wrong with Bachelor of Electronics and Communication Engineering VLSI Design and Verification? Choose all that apply.

Manav Rachna University campus

About the program

Four-year B.Tech ECE (Hons.) co-designed with Truechip, focused on digital design, Verilog/VHDL and ASIC/FPGA verification with industry EDA tools.

Program highlights

  • Internship available: yes
  • Placement support: yes
  • Work during study: no
  • Post-study work rights (0 year): no
  • PR pathway friendly: no

What you will learn

  • Apply mathematics
  • science
  • and engineering principles to analyze and design solutions in Electronics and Communication Engineering VLSI Design and Verification
  • evaluate safety and sustainability considerations
  • and communicate professional engineering work.

Career outcomes

  • VLSI design engineer
  • FPGA/ASIC design or verification engineer
  • embedded systems engineer
  • SoC design engineer

Curriculum

  • Four-year (8-semester) programme. VLSI design
  • VHDL modelling
  • Verilog system design
  • analog IC design
  • semiconductor device modelling
  • SystemVerilog and UVM verification
  • low-power VLSI and mixed-signal design. Two industry immersion internships (semesters 4 and 6) and two capstone projects (semesters 7 and 8).

Entry requirements

Academic

  • 10+2 With at least 55% aggregate in Physics
  • Mathematics
  • English and one approved subject
  • 60% across five subjects
  • Selection by MRNAT
  • CUET
  • SAT
  • JEE or similar score
  • Open to foreign nationals.

Accepted academic background

Class 12 / 10+2 or equivalent mapped by AIU norms

Documents you’ll need

  • Scanned academic records (10+2
  • diploma or bachelor's as applicable) and passport scan (name
  • address
  • validity
  • issuing authority)
  • on joining original documents and student visa
  • Study in India portal: passport
  • medical fitness certificate
  • academic information

How to apply

  1. Check eligibility and the AY 2026-27 fee table official website. Email scanned academic records and a passport scan to the Office of International Affairs and Alliances. Pay the application fee (amount not published) after eligibility is confirmed. Receive the Provisional Admission Letter and pay the USD 200 token (INR 11
  2. 200 Via INR route) to get the Confirmed Admission Letter and receipt. Register on the Study in India portal and apply for the Indian student visa at official website using the receipt. On arrival bring original documents and visa
  3. Pay the first instalment
  4. register with FRRO within 14 days.

Other costs

Tuition per year$4,300 USD
Application fee$250 USD
Deposit$6,300 USD

Program details

CampusSector 43, Aravalli Hills, Faridabad
Faculty or schoolSchool of Engineering
DepartmentElectronics & Communication
Teaching languageEnglish
Credit value160
Study paceFixed
Post-study stay0 year
Scholarship noteTuition fee scholarships of up to 60% are advertised for international students (not programme-specific): https://manavrachna.edu.in/admissions/international-admissions.

Intakes and deadlines

  • Program starts

    July 2027

    Apply by

    30 Jun 2027

    228 days left

Frequently asked questions

  • The program takes 4 years.